|
|
|
|
LEADER |
01218nam a22003493 4500 |
001 |
PPN088720934 |
005 |
20170308033100.0 |
010 |
|
|
|a 0-13-089161-4
|
020 |
|
|
|a US
|b 2002074816
|
100 |
|
|
|a 20050721d2003 k y0frey0103 ba
|
101 |
0 |
|
|a eng
|
102 |
|
|
|a US
|
105 |
|
|
|a a a 001|y
|
106 |
|
|
|a r
|
200 |
1 |
|
|a Advanced digital design with the Verilog HDL
|b Texte imprimé
|f Michael D. Ciletti
|
205 |
|
|
|a 1st ed.
|
210 |
|
|
|a Upper Saddle River, NJ
|c Prentice Hall
|d 2003
|
215 |
|
|
|a 1 vol. (xxi-982 p.)
|c ill.
|d 24 cm
|e 1 CD-ROM
|
225 |
2 |
|
|a Prentice Hall Xilinx design series
|
320 |
|
|
|a Bibliogr.. Index.
|
410 |
|
| |
|0 08872283X
|t Prentice Hall Xilinx Design Series
|
606 |
|
|
|3 PPN027577015
|a Électronique numérique
|2 rameau
|
606 |
|
|
|3 PPN027449416
|a Circuits logiques
|3 PPN027723275
|x Conception assistée par ordinateur
|2 rameau
|
606 |
|
|
|3 PPN050283170
|a Verilog (langage de description de matériel informatique)
|2 rameau
|
676 |
|
|
|a 621.39/5
|v 21
|
680 |
|
|
|a TK7868.D5
|b .C48 2003
|
700 |
|
1 |
|3 PPN088722589
|a Ciletti
|b Michael D.
|4 070
|
801 |
|
3 |
|a FR
|b Abes
|c 20050721
|g AFNOR
|
801 |
|
0 |
|b DLC
|g AACR2
|
930 |
|
|
|5 441092105:237200864
|b 441092105
|j u
|
979 |
|
|
|a SCI
|
998 |
|
|
|a 407784
|